

SEE 3243

FSM Modelling & Systematic Realization II

Lecturers : Muhammad Mun'im Ahmad Zabidi Muhammad Nadzir Marsono Kamal Khalil

Week 10

OPENCOURSEWARE

Vending Machine Example

Finite String Pattern Recognizer

Traffic Light Controller

Digital Combination Lock



innovative • entrepreneurial • global

ocw.utm.my



FINITE STATE MACHINE WORD PROBLEMS

- Mapping English Language Description to Formal Specifications
- This Week we'll cover applications of FSM as controller:
 - Two part design: Data Path + Controller
- Four Case Studies:
 - Vending Machine
 - Finite String Pattern Recognizer
 - **Traffic Light Controller**
 - Digital Combination Lock



REVIEW OF DESIGN STEPS

Obtain specification of the desired circuit. Create a state diagram from specification. Create a state table from state diagram. Perform state minimization. Perform state assignment. Derive the next-state logic expressions. Implement circuit described by logic.




Example: Vending Machine FSM

General Machine Concept:

- □ deliver package of gum after 15 cents deposited
- □ single coin slot for dimes, nickels
- no change


Step 1. Understand the problem: Draw a picture!





Vending Machine Example


Step 2. Map into more suitable abstract representation





Vending Machine Controller

Step 3: State Minimization: reuse states whenever possible



Present	I	nputs	Next	Output	
State	D	Ν	State	OPEN	
0¢	0	0	0¢	0	
	0	1	5¢	0	
	1	0	10¢	0	
	1	1	Х	0	
5¢	0	0	5¢	0	
	0	1	10¢	0	
	1	0	15¢	0	
	1	1	Х	0	
10¢	0	0	10¢	0	
	0	1	15¢	0	
	1	0	15¢	0	
	1	1	15¢	0	
15¢	Х	Х	15¢	1	

We can assume X for Next State actually

Symbolic State Table

ocw.utm.my

Vending Machine Controller


Step 4: State Encoding: "simple" binary easiest to understand


Presen	Present State		uts	Next S	Output	
Q ₁	Q ₀	D	Ν	D ₁	D ₀	OPEN
0	0	0	0	0	0	0
		0	1	0	1	0
		1	0	1	0	0
		1	1	Х	Х	0
0	1	0	0	0	1	0
		0	1	1	0	0
		1	0	1	1	0
		1	1	Х	Х	0
1	0	0	0	1	0	0
		0	1	1	1	0
		1	0	1	1	0
		1	1	1	1	0
1	1	Х	Х	1	1	1



Vending Machine Example

Step 5. Choose FFs for implementation: D FF easiest to use





Step 6. Implementation

$$D1 = Q1 + D + Q_0 \bullet N$$
$$D0 = N \bullet Q_0' + Q_0 \bullet N' + Q_1 \bullet N + Q_1 \bullet D$$
$$OPEN = Q_1 \bullet Q_0$$



Vending Machine Controller

Step 5. Choosing FF for Implementation: Use JKFF for kicks

- □ In FPGA/VLSI, DFF is most efficient.
- □ JKFF must be constructed using DFF plus a few gates.
- □ Run away from JKFF if possible!
- □ Different story when using discrete chips (BUT WHO DOES?)

Excitation Table						
Q	Q+	J	Κ			
0	0	0	Х			
0	1	1	Х			
1	0	Х	1			
1	1	Х	0			

	sent ate	Inp	uts	Next State		J_1	K ₁	J _o	Ko
Q ₁	Q	D	Ν	Q+ ₁	Q+0	-		-	
0	0	0	0	0	0	0	Х	0	Х
		0	1	0	1	0	Х	1	Х
		1	0	1	0	1	Х	0	Х
		1	1	Х	Х	Х	Х	Х	Х
0	1	0	0	0	1	0	Х	Х	0
		0	1	1	0	1	Х	Х	1
		1	0	1	1	1	Х	Х	0
		1	1	Х	Х	Х	Х	Х	Х
1	0	0	0	1	0	Х	0	0	Х
		0	1	1	1	Х	0	1	Х
		1	0	1	1	Х	0	1	Х
		1	1	Х	Х	Х	Х	Х	Х
1	1	Х	Х	1	1	Х	0	Х	0

Remapped encoded state transition table




Ν

Ν

Vending Machine Example

Step 6. Implementation




$$J1 = D + Q_0 \bullet N$$

$$K1 = 0$$

$$K0 = Q_0' \bullet N + Q_1 \bullet D$$

$$K1 = Q_1' \bullet N$$

$$OPEN = Q_1 \bullet Q_0$$




ocw.utm.my


Moore & Mealy State Diagram Equivalents

Back to Vending Machine Example

Moore Machine



Outputs are associated with State




Outputs are associated with Transitions



- A finite string recognizer has one input (X) and one output (Z). The output is asserted whenever the input sequence ...010... has been observed, as long as the sequence 100 has never been seen.
- Step 1. Understanding the problem statement
- Sample input/output behavior:
 - X: 00101010010...
 - Z: 00010101000...
 - X: 11011010010...
 - Z: 0000001000...




Step 2. Draw State Diagrams/ASM Charts for the strings that must be recognized. i.e., 010 and 100.






Exit conditions from state S3: have recognized ...010 if next input is 0 then have ...0100! if next input is 1 then have ...0101 = ...01 (state S2)





Exit conditions from S1: recognizes strings of form ...0 (no 1 seen) loop back to S1 if input is 0


Exit conditions from S4: recognizes strings of form ...1 (no 0 seen) loop back to S4 if input is 1





S2, S5 with incomplete transitions

- S2 = ...01; If next input is 1, then string could be prefix of (01)1(00) S4 handles just this case!
- S5 = ...10; If next input is 1, then string could be prefix of (10)1(0) S2 handles just this case!



Final State Diagram




- Review of Process:
 - Write down sample inputs and outputs to understand specification
 - Write down sequences of states and transitions for the sequences to be recognized
 - Add missing transitions; reuse states as much as possible
 - Verify I/O behavior of your state diagram to insure it functions like the specification



- A busy highway is intersected by a little used farmroad. Detectors C sense the presence of cars waiting on the farmroad. With no car on farmroad, light remain green in highway direction. If vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green. These stay green only as long as a farmroad car is detected but never longer than a set interval.
- When these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green. Even if farmroad vehicles are waiting, highway gets at least a set interval as green.
- Assume you have an interval timer that generates a short time pulse (TS) and a long time pulse (TL) in response to a set (ST) signal. TS is to be used for timing yellow lights and TL for green lights.



Picture of Highway/Farmroad Intersection:






• Tabulation of Inputs and Outputs:

<i>Input Signal</i>	Description
reset	place FSM in initial state
C	detect vehicle on farmroad
TS	short time interval expired
TL	long time interval expired
<i>Output Signal</i>	Description
HG, HY, HR	assert green/yellow/red highway lights
FG, FY, FR	assert green/yellow/red farmroad lights
ST	start timing a short or long interval

• Tabulation of Unique States: Some light configuration imply others

State	Description
S0	Highway green (farmroad red)
S1	Highway yellow (farmroad red)
S2	Farmroad green (highway red)
S3	Farmroad yellow (highway red)
S3	Farmroad yellow (highway red)








Door combination lock

- General specs:
 - punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset
- Inputs:
 - sequence of input values, reset
- Outputs:
 - door open/close
- Memory:
 - must remember combination or always have it available as an input



Door combination lock: initial STD

- State diagram •
 - States: 5 states
 - represent point in execution of machine
 - each state has outputs
 - Transitions: 6 from state to state, 5 self transitions, 1 global —
 - changes of state occur when clock says it's ok
 - based on value of inputs
 - Inputs: reset, new, results of comparisons _
 - Output: open/closed



ERR




Door comb. lock : data-path vs. control

• Internal structure

- data-path
 - storage for combination
 - comparators

control

- finite-state machine controller
- control for data-path






Door combination lock: Final STD

• Finite-state machine


- refine state diagram to include internal structure





Door combination lock: STT

- Finite-state machine
 - generate state table (much like a truth-table)



reset	new	equal	state	next state	mux	open/closed
1	-	-	-	51	C1	closed
0	0	-	51	51	C1	closed
0	1	0	51	ERR	-	closed
0	1	1	51	52	C2	closed
0	0	-	52	52	C2	closed
0	1	0	52	ERR	-	closed
0	1	1	52	53	С3	closed
0	0	-	53	53	СЗ	closed
0	1	0	53	ERR	-	closed
0	1	1	53	OPEN	-	open
0	-	-	OPEN	OPEN	-	open
0	-	-	ERR	ERR	-	closed



Door combination lock: encoding

• Encode state table

- state can be: S1, S2, S3, OPEN, or ERR
 - needs at least 3 bits to encode: 000, 001, 010, 011, 100
 - and as many as 5: 00001, 00010, 00100, 01000, 10000
 - choose 4 bits: 0001, 0010, 0100, 1000, 0000
- output mux can be: C1, C2, or C3
 - needs 2 to 3 bits to encode
 - choose 3 bits: 001, 010, 100
- output open/closed can be: open or closed
 - needs 1 or 2 bits to encode
 - choose 1 bits: 1, 0



Door combination lock: encoding

• Encode state table


- state can be: S1, S2, S3, OPEN, or ERR
 - choose 4 bits: 0001, 0010, 0100, 1000, 0000
- output mux can be: C1, C2, or C3
 - choose 3 bits: 001, 010, 100
- output open/closed can be: open or closed
 - choose 1 bits: 1, 0

reset	new	egual	state	next state	mux	open/closed	
1	-	-	-	0001	001	0	
0	0	-	0001	0001	001	0	
0	1	0	0001	0000	-	0	good choice of encoding!
0	1	1	0001	0010	010	0	
0	0	-	0010	0010	010	0	mux is identical to
0	1	0	0010	0000	-	0	last 3 bits of state
0	1	1	0010	0100	100	0	
0	0	-	0100	0100	100	0	open/closed is
0	1	0	0100	0000	-	0	identical to first bit
0	1	1	0100	1000	-	1	of state
0	-	-	1000	1000	-	1	
0	-	-	0000	0000	-	0	11-28




Door combination lock: controller implementation

• Implementation of the controller





Design hierarchy





Chapter Review

- Word Problems
 - understand I/O behavior; draw diagrams
 - enumerate states for the "goal"; expand with error conditions
 - reuse states whenever possible
- First Two Steps of the Six Step Procedure for FSM Design
 - understanding the problem
 - abstract representation of the FSM