## SEE 3243/4243

## FSM Modelling \& Systematic Realization I

## Lecturers :

Muhammad Mun'im Ahmad Zabidi
Muhammad Nadzir Marsono
Kamal Khalil

```
Week }
\squareFinite State Machine Concept
\square Basic Design Procedure
■ JASM (Just Another State Machine) Example
■ Parity Checker Example
\square Counter with Enable Example
■ Complex Counter Example
```


## Finite State Machines

- State: collection of state variables containing all information from past needed to predict future behavior
- Finite state machines (FSMs): circuits that can be in only a fixed number of possible states
- The counters simple finite state machines.
- State = output
- No choice of sequence
- More generally, in FSM:
- Next State = function of input and present state
- Outputs = function of input and present state
- More complex behavior than counters.
- Finite state machines perform decision-making logic


## Concept of the State Machine

Computer Hardware $=$ Datapath + Control

- FSM generating sequences of control signals
- Instructs datapath what to do next
- Registers
- Combinational Functional Units (e.g., ALU)
- Busses



## State Machine Structure

- State memory:
- n FFs to store current states. All FFs are connected to a common clock signal.
- Next-state logic:
- determine the next state when state changes occur
- Output logic:
- determines the output as a function of current state and input
- There are three models for Finite State Machine (FSM)
- Moore model
- Mealy model
- Synchronous Mealy model
- What are the differences between all these three models?


## Moore Machine



## Moore Machine

Outputs are function solely of the current state
Outputs change synchronously with state changes

## Mealy Machine



## Mealy Machine

Outputs depend on state AND inputs
Asynchronous signals: Input change causes an immediate output change

## Moore vs Mealy

- Moore:
- Generally more states required to solve a given problem
- Easier to understand
- Synchronous output (changes only with a clock pulse) -- The output is delayed in a Moore machine. Output does not occur until the next state change
- Typically take more gates
- Generally easier clocked (generally able to clock faster)
- Easier to simulate using Max+Plus II
- Mealy:
- Generally same or less states required
- Slightly more complex to analyze
- Asynchronous output (output can change any time an input changes) may lead to false outputs due to output changing after state changes
- Generally requires less logic


## Synchronous Mealy

- Mealy model tend to has glitches in the output.
- This is due to the asynchronous nature of the Mealy machine.
- Glitches are undesirable in real hardware controllers.
- But because Mealy machines encode control in fewer states, saving on state register flip-flops, it is still desirable to use them.
- This leads to alternative synchronous design styles for Mealy machines.
- Simply stated, the way to construct a synchronous Mealy machine is to break the direct connection between inputs and outputs by introducing storage elements.


## Synchronous Mealy Machine



Combination of best ideas of Moore and Mealy:
Less logic + synchronous output
latched state AND outputs

## State Machine Timing

- State Time:
- Time between clocking events
- Clocking event:
- inputs sampled
- outputs, next state computed
- After propagation delay
- outputs stable
- next state entered
- Moore vs Mealy:


Outputs

- Asynchronous signals take effect immediately
- Synchronous signals take effect at the next clocking event
- Immediate Outputs affect datapath immediately
- Delayed Outputs take effect on next clock edge
- Important for synchronous Mealy
- For set-up/hold time considerations:
- Inputs should be stable before clocking event


## Basic Design Approach

- Eight Step Process (or just Six for this Week)

1. Understand the statement of the Specification
2. Draw a state diagram
3. Convert state diagram to state table
4. Optionally, perform state minimization
5. Perform state assignment
6. Obtain next state and output equations
7. Optionally, choose a flip flop type other than DFF and derive the flip flop input maps or tables.
8. Implement (Draw circuit realization, enter design \& verify)

## Example 1: JASM (Just Another State Machine)

- An idle system is activated when an input, $A$ is given. Then, an output, $B$ is produced after two interval time or cycles later. Next, the system will be back to the idle state, waiting for the next triggering input $A$.
- Step 1: Understand the specs.
- Get a sample input/output relationship. More may be needed later.
- Sample input/output relationship:
: 001001110
: 000010010
- Draw a simple block diagram.



## JASM State Transition Diagram

## Step 2: Draw

## State diagram

Some call it state transition diagram (STD) Choose Moore or Mealy


- Highlights:
- An oval represents a condition or state
- The state name and output is written inside the state
- An arc or arrow represents a transition from a state to another state
- An arrow is labeled if a certain is applied for the transition to occur


## JASM Symbolic State Table

- Step 3: get symbolic state table.
- To proceed to logic design, the state diagram is converted to a state table.
- There are 3 different states denoted by S0, S1 and S2.
- A symbolic state table uses state names, as used in the state diagram.

| Present State | Input | Next | Output | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | A | State | B |  |
| S0 | 0 | S0 | 0 | Remain in idle state if input does not change |
|  | 1 | S1 |  | Go to next state if input is 1 |
| S1 | 0 | S2 | 0 | Go to next state no matter what is the input. |
|  | 1 | S2 |  |  |
| S2 | 0 | S0 | 1 | Go to S 0 no matter what is the input. Output is high in this state. |
|  | 10 | S0 |  |  |

Step 4: Perform state minimization:
$\square$ Not necessary here... too few states already. But will be needed later.

## JASM Encoded State Table

- Step 5: Perform state assignment:
- Use of "simple" binary encoding gives us: $\mathrm{SO}=00, \mathrm{~S} 1=01$ and $\mathrm{S} 2=10$.
- Must also add in code 11 to take care of don't cares.
- Here, if we somehow get to state 11, next state \& output are don't cares.

| Present <br> State | Input | Next <br> State | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{P S}_{\mathbf{1}} \mathbf{P S}_{\mathbf{0}}$ | $\mathbf{A}$ | $\mathbf{N S}_{\mathbf{1}} \mathbf{N S}_{\mathbf{0}}$ | $\mathbf{B}$ |
| 00 | 0 | 00 | 0 |
|  | 1 | 01 |  |
| 01 | 0 | 10 | 0 |
|  | 1 | 10 |  |
| 10 | 0 | 00 | 1 |
|  | 1 | 00 |  |
| 11 | 0 | 11 | X |
|  | 1 | 11 |  |

## Alternative State Assignments

| NO | Simple | Gray | Johnson | One-Hot | Almost <br> One-hot |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 000 | 000 | 0000 | 00000001 | 0000000 |
| 1 | 001 | 001 | 0001 | 00000010 | 0000001 |
| 2 | 010 | 011 | 0011 | 00000100 | 0000010 |
| 3 | 011 | 010 | 0111 | 00001000 | 0000100 |
| 4 | 100 | 110 | 1111 | 00010000 | 0001000 |
| 5 | 101 | 111 | 1110 | 00100000 | 0010000 |
| 6 | 110 | 101 | 1100 | 01000000 | 0100000 |
| 7 | 111 | 100 | 1000 | 10000000 | 1000000 |

We'll use simple state assignment for this week.

## Get Logic Equations

- Step 6: Solve the next state \& output equations.

| Present <br> State |  | Input | Next <br> State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{PS}_{1}$ | PS $_{\mathbf{0}}$ | A | NS $_{\mathbf{1}}$ | NS $_{\mathbf{0}}$ | B |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X |  |


| $\mathrm{PS}_{1} \mathrm{PS}_{0}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | X | 0 |
| 1 | 0 | 1 | X | 0 |

$\mathrm{NS}_{1}=\mathrm{PS}_{0}$

| PS $\mathrm{PS}_{0}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | X | 0 |
| 1 | 1 | 0 | X | 0 |

$\mathrm{NS}_{0}=$ $\mathrm{PS}_{1} \cdot \bullet \mathrm{PS}_{0} \cdot \bullet \mathrm{~A}$

$\mathrm{NS}_{0}=\mathrm{PS}_{1}$

## Moore Model Implementation of JASM



Note: WIRE module has no effect on logic


## Example 2: Bit Sequence Detector (BSD)

- The specification:
- An input is used to detect a sequence or a series of inputs, 110. When the specific sequence is detected, an output high is produced for a cycle. Then, the system will continue detect for the next sequence inputs.
- Motivation
- The sequence detector circuit has a practical application in code encoding and decoding such as Huffman Codes
- Step 1: Understand the specs.
- Get a sample input/output relationship.
- Sample input/output relationship:
: 1100011011110...

OUT : 0010000100001...

## 110 BSD State Diagram

- Step 2: Get state diagram
- Start with the expected sequence first
- S0 means 0 bit found, S1 = 1 bit found, and so on
- In S3, all three bits have been detected and output becomes 1
- After completing S0-S1-S2-S3 transitions, add all remaining arrows.



## BSD Symbolic State Transition Table

## Step 3: Symbolic state table

| Present States | Input | Next States | Output | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | IN |  | OUT |  |
| S0 | 0 | So | 0 | Remain in idle state if start sequence is not detected |
|  | 1 | S1 |  | Go to next state if start sequence is detected |
| S1 | 0 | S0 | 0 | Go back to starting state if wrong sequence |
|  | 1 | S2 |  | Go to next state if correct sequence is detected |
| S2 | 0 | S3 | 0 | Complete sequence is detected |
|  | 1 | S2 |  | Sequence is not completed yet, wait until '0' appear |
| S3 | 0 | so | 1 | Go back to starting state if start sequence is wrong |
|  | 1 | S1 |  | Go to next sequence if start sequence is correct |

## BSD Encoded State Table

- Step 5: Perform state assignment:
- Use "simple" binary encoding:
- $\mathrm{SO}=00$
- $\mathrm{S} 1=01$
- $\mathrm{S} 2=10$
- $\mathrm{S} 3=11$

| Present <br> State |  | Input | Next <br> State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PS $_{1}$ | PS $_{\mathbf{0}}$ | IN | NS $_{\mathbf{1}}$ | NS $_{\mathbf{0}}$ | OUT |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 |

## BSD Next State \& Output Equations

Step 6:

| Present <br> State |  | Input | Next <br> State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PS $_{\mathbf{1}}$ | PS $_{\mathbf{0}}$ | IN | $\mathbf{N S}_{1}$ | $\mathbf{N S}_{\mathbf{0}}$ | OUT |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 |



$\mathrm{NSO}=$
$\mathrm{PS}_{1} \cdot \mathrm{PS}_{0}{ }^{\prime} \cdot \mid \mathrm{IN}+$
$\mathrm{PS} \mathrm{S}_{1} \cdot \mathrm{PS}_{0} \cdot \bullet \cdot \mathrm{IN}+$ $P S_{1} \bullet \mathrm{PS}_{0} \bullet \mid N$


## BSD Moore Circuit

Step
(7,) 8 :



## Example 3: Odd Parity Checker

- The specification:
- Assert output whenever input bit stream has odd \# of 1's
- Step 1: Understand the specs.
- Get a sample input/output relationship.
- A:0
- B: $1 \quad 1$ because 0 (even) \# of 1's detected
- A:01
- B : $0 \quad 0$ because 1 (odd) \# of 1's detected
- A:011
- B : $1 \quad 1$ because 2 (even) \# of 1's detected
- A:0110
- B : 1 ...ditto... (same as above)
- A:01101
- B : 00 because 3 (odd) \# of 1's
- A:011010
- B: 0
...ditto...


## Odd Parity Checker

- Steps 2,3,(4,)5: State Diagram, symbolic state table, (minimization) \& encoded state table


| Present State | Input | Next State | Output |
| :---: | :---: | :---: | :---: |
| Even | 0 | Even | 0 |
| Even | 1 | Odd | 0 |
| Odd | 0 | Odd | 1 |
| Odd | 1 | Even | 1 |


| Present State | Input | Next State | Output |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |

Step 6: Next state \& Output Equations
NS = PS xor PI; OUT = PS

## Odd Parity Checker

Steps 7 \& 8: Implementation (DFF \& TFF)


## Example 4: Dual-Mode Counter

- A sync. 3 bit counter has a mode control $M$. When $M=0$, the counter counts up in the binary sequence. When $M=1$, the counter advances through the Gray code sequence.


## Step 1

- List possible sequences to understand the problem.
- Binary: 000, 001, 010, 011, 100, 101, 110, 111
- Gray: 000, 001, 011, 010, 110, 111, 101, 100

Mode Input M
0
0
1
1
1
0
0

Current State
000
001
010
110
111
101
110

Next State (CBA)
001
010
110
111
101
110
111

## Dual-Mode Counter

Step 3,4,5


Step 2

One state for each output combination Add appropriate arcs for the mode control

| Present State |  |  | Input | Next <br> State |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | B | A | M | DC | DB | DA |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |

## Dual-Mode Counter



$$
\begin{aligned}
D C= & C A^{\prime} M^{\prime}+B A^{\prime} M+ \\
& C A M+C B^{\prime} A+
\end{aligned}
$$ C'BAM'


$D C=B A^{\prime}+C^{\prime} A M+B^{\prime} A M^{\prime}$

$D C=$
CBM
$A^{\prime} M^{\prime}+C^{\prime} B^{\prime} M+$

## Dual-mode Counter Circuit



## JASM Using Mealy Model

- The specifications (still remember?):
- An idle system is activated when an input, A is given. Then, an output, B is produced after two interval time or cycles later. Next, the system will be back to the idle state, waiting for the next triggering input $A$
- Step 1: Understand the specs.
- Been there, done that!
- Another view of Mealy Model. Notice: output = f(input, present state)



## JASM Mealy State Transition Diagram

## Step 2: Draw

State diagram Mealy state diagram is slightly different than Moore Outputs are associated with state transitions (arcs) instead of state


## JASM Symbolic State Table

- Step 3: get symbolic state table.
- Now output is a function of both present state and input.

| Present <br> State | Input | Next | Output |
| :---: | :---: | :---: | :---: |
|  | A | State | B |
| S0 | 0 | S0 | 0 |
|  | 1 | S1 | 0 |
| S1 | 0 | S 2 | 0 |
|  | 1 | S 2 | 0 |
| S 2 | 0 | S 0 | 1 |
|  | 1 | S 0 | 1 |

Step 4: Perform state minimization.
Not necessary here... yet
Step 5: Get encoded state table.

| Present <br> State | Input | Next <br> State | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{P S}_{\mathbf{1}} \mathbf{P S}_{\mathbf{0}}$ | $\mathbf{A}$ | $\mathbf{N S}_{\mathbf{1}} \mathbf{N S}_{\mathbf{0}}$ |  |
| 00 | 0 | 00 | 0 |
|  | 1 | 01 |  |
| 01 | 0 | 10 | 0 |
|  | 1 | 10 |  |
| 10 | 0 | 00 | 1 |
|  | 1 | 00 |  |
| 11 | 0 | XX | X |
|  | 1 | XX |  |

## Get Logic Equations

- Step 6: Solve the next state \& output equations. Remember output is a function of both present state and input.
- Step 6: Skip because we're using DFF
- Step 7: Enter \& simulate in MaxPlus as exercise

| Present State |  | Input | Next State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PS ${ }_{1}$ | PS ${ }_{0}$ | A | NS ${ }_{1}$ | NS ${ }_{0}$ | B |
| 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | X | X |  |
| 1 | 1 | 1 | X | X | X |



## Example 2: Bit Sequence Detector (BSD)

- The specification:
- An input is used to detect a sequence or a series of inputs, 110. When the specific sequence is detected, an output high is produced for a cycle. Then, the system will continue detect for the next sequence inputs.
- Motivation
- The sequence detector circuit has a practical application in code encoding and decoding such as Huffman Codes
- Step 1: Understand the specs.
- Get a sample input/output relationship.
- Sample input/output relationship:
: 1100011011110...
: 0010000100001...


## 110 BSD State Diagram

- The specification:
- An input is used to detect a sequence or a series of inputs, 110. When the specific sequence is detected, an output high is produced for a cycle. Then, the system will continue detect for the next sequence inputs.
- Step 1: Understand the specs.
- Done. We've seen this circuit before.
- Step 2: Get state diagram
- Start with the expected sequence first
- S0 means 0 bit found, S1 = 1 bit found, S2 $=2$ bits found
- If all the third bit is detected (110 sequence completed) while in S2, reset (go to SO) while at the same time outputting a 1



## BSD Symbolic State Transition Table

Step 3: Symbolic state table

| Present States | Input | Next <br> States | Output | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | A |  | B |  |
| S0 | 0 | S0 | 0 | Remain in idle state if start sequence is not detected |
|  | 1 | S1 | 0 | Go to next state if first bit is detected |
| S1 | 0 | S0 | 0 | Go back to starting state if wrong sequence |
|  | 1 | S2 | 0 | Go to next state if second bit is detected |
| S2 | 0 | S0 | 1 | Complete sequence is detected, reset \& output 1 |
|  | 1 | S2 | 0 | Sequence is not completed yet, wait until ' 0 ' appears |

Step 4: State table minimization --> not necessary

## BSD Encoded State Table

- Step 5: Perform state assignment:
- Use "simple" binary encoding:
- $\mathrm{SO}=00$
- $\mathrm{S} 1=01$
- $\mathrm{S} 2=10$

| Present <br> State |  | Input | Next <br> State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PS $_{1}$ | PS $_{0}$ | A | NS $_{1}$ | NS $_{\mathbf{0}}$ | B |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X | X |

## BSD Next State \& Output Equations

Step 6:

| Present <br> State |  | Input | Next <br> State |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{PS}_{1}$ | $\mathrm{PS}_{\mathbf{0}}$ | A | $\mathbf{N S}_{1}$ | $\mathbf{N S}_{\mathbf{0}}$ | B |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X | X |

Simpler logic compared to Moore version!
Step7 \& 8 : Circuit diagram left as an
exercise...


