## SEE 3243/4243 Digital System

Lecturers:<br>Muhammad Mun'im Ahmad Zabidi<br>Muhammad Nadzir Marsono<br>Kamal Khalil

## Week 3: Logic Design Using MSI Components \& Memory

## Multiplexers/Selectors



Multiple input sources

Multiple output destinations

## Multiplexers/Selectors: General Concept

- $2^{\mathrm{n}}$ data inputs, n control inputs, 1 output
- used to connect $2^{n}$ points to a single point
- control signal pattern form binary index of input connected to output

$$
\mathrm{Z}=\mathrm{A}^{\prime} \mathrm{I}_{0}+\mathrm{A} \mathrm{I}_{1}
$$

Functional form
Logical form


Two alternative forms
for a 2:1 Mux Truth Table

## Multiplexers/Selectors



$$
\begin{aligned}
& Y=A^{\prime} I_{0}+A I_{1} \\
& Y=A^{\prime} B^{\prime} I_{0}+A^{\prime} B I_{1}+A B^{\prime} I_{2}+A B I_{3} \\
& \begin{aligned}
& Y=A^{\prime} B^{\prime} C^{\prime} I_{0}+A^{\prime} B^{\prime} C I_{1}+A^{\prime} B C^{\prime} I_{2}+A^{\prime} B C I_{3}+ \\
& A B^{\prime} C^{\prime} I_{4}+A B^{\prime} C I_{5}+A B C^{\prime} I_{6}+A B C I_{7}
\end{aligned}
\end{aligned}
$$

## Multiplexer/Selector: Expansion



Alternative 8:1 Mux Implementation

Control signals B and C simultaneously choose one of $\mathrm{I}_{0}-I_{3}$ and $\mathrm{I}_{4}-\mathrm{I}_{7}$

Control signal A chooses which of the upper or lower MUX's output to gate to $Y$


## Multiplexer/Selector

$2^{n-1}: 1$ multiplexer can implement any function of $n$ variables
$\mathrm{n}-1$ control variables; remaining variable is a data input to the mux
Example:

$$
\begin{aligned}
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}) & =\mathrm{m}_{0}+\mathrm{m}_{2}+\mathrm{m}_{6}+\mathrm{m}_{7} \\
& =A^{\prime} B^{\prime} C^{\prime}+A^{\prime} B C^{\prime}+A B C^{\prime}+A B C \\
& =A^{\prime} B^{\prime}\left(C^{\prime}\right)+A^{\prime} B\left(C^{\prime}\right)+A B^{\prime}(0)+A B(1)
\end{aligned}
$$


"Lookup Table"

| $A$ | $B$ | $C$ | $F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | $\bar{C}$ |
| 0 | 0 | 1 | 0 |  |
| 0 | 1 | 0 | 1 | $\bar{C}$ |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 |  |



Innovative.Entrepreneurial. Global

## Decoders

- General decoder

- Typically $n$ inputs, $2^{n}$ outputs
- 2-to-4, 3-to-8, 4-to-16, etc
- Control inputs (called select S) represent Binary index of output to which the input is connected
- Data input usually called "enable" (G)


## Binary 2-to-4 decoder



| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | 11 | 10 | Y3 | Y2 | Y1 | YO |
| 0 | x | x | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |



Note "x" (don't care) notation.

## Complete 74x139 Decoder




74x138 3-to-8-decoder symbol

A is LSB selector


## Decoder <br> cascading



## Decoder/Demultiplexer: Logic Building Block



Decoder Generates Appropriate
Minterm based on Control Signals

Example Function:

$$
\begin{aligned}
& \text { F1 }=A^{\prime} B C^{\prime} D+A^{\prime} B^{\prime} C D+A B C D \\
& F 2=A B C^{\prime} D^{\prime}+A B C \\
& F 3=\left(A^{\prime}+B^{\prime}+C^{\prime}+D^{\prime}\right)
\end{aligned}
$$

## Decoder/Demultiplexer:



## Need priority in most applications


$74 \times 148$ 8-input priority encoder


-Active-low I/O
-Enable Input
-"Got Something"

$$
\begin{aligned}
& \text { Priority-encoder logic equations } \\
& \mathrm{H} 7=17 \\
& \mathrm{H} 6=16 \cdot 17^{\prime} \\
& \mathrm{H} 5=15 \cdot 16^{\prime} \cdot 17^{\prime} \\
& \ldots \\
& \mathrm{H} 0=10 \cdot 11^{\prime} \cdot 12^{\prime} \cdot 13^{\prime} \cdot 14^{\prime} \cdot 15^{\prime} \cdot 16^{\prime} \cdot 17^{\prime} \\
& \mathrm{A} 2=\mathrm{H} 4+\mathrm{H} 5+\mathrm{H} 6+\mathrm{H} 7 \\
& \mathrm{~A} 1=\mathrm{H} 2+\mathrm{H} 3+\mathrm{H} 6+\mathrm{H} 7 \\
& \mathrm{~A} 0=\mathrm{H} 1+\mathrm{H} 3+\mathrm{H} 5+\mathrm{H} 7 \\
& \mathrm{IDLE}=(10+\mathrm{I} 1+\mathrm{I} 2+13+14+15+16+17)^{\prime} \\
&=10^{\prime} \cdot 11^{\prime} \cdot 12^{\prime} \cdot 13^{\prime} \cdot 14^{\prime} \cdot 15^{\prime} \cdot 16^{\prime} \cdot 17^{\prime}
\end{aligned}
$$

## Multi-input XOR

- Sum modulo 2
- Parity computation

- Used to generate and check parity bits in computer systems.
-Detects any single-bit error

Parity tree

- Faster with balanced tree structure



## Tri-State

- Logic States: "0", "1"
- Don't Care/Don't Know State: "X" (must be some value in real circuit!)

- output values are "0", "1", and "Z"
- additional input: output enable (OE)
- Can tie multiple outputs together, if at most one at a time is driven.


## Tri-State

Using tri-state gates to implement an economical multiplexer:

- When S is asserted high

- $I_{1}$ is connected to $F$
- When $S$ is driven low
- $I_{0}$ is connected to $F$
- This is essentially a 2:1 Mux


## 8:1 Multiplexer Using Tri-States



## Memory Technology

- Memory chips can store information
- Memory terminologies:
- Programmable : values determined by user
- Nonvolatile : contents retained without power
- Read-only memory: user can read, cannot modify
- Random-access Memory: user can read and write the memory


## Read-Only Memory (ROM)

- A combinational circuit with $n$ inputs and $b$ outputs:
- Two views:

- ROM stores $2 n$ words of $b$ bits each, or
- ROM stores an n-input, b-output truth table

|  | $n=2$ |  |  | $b=4$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | ---: | :---: |
| Example: | A1 | A0 | D3 | D2 | D1 | D0 |  |
|  | 0 | 0 | 0 | 1 | 0 | 1 |  |
|  | 0 | 1 | 1 | 1 | 1 | 1 |  |
|  | 1 | 0 | 0 | 0 | 0 | 1 |  |
|  | 1 | 1 | 1 | 0 | 0 | 0 |  |




## $4 \times 4$

 multiplier example```
00: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
10: 00 O1 02 03 04 05 06 07 08 09 OA OB OC OD OE OF
20: 00 02 04 06 O8 OA OC OE 10 12 14 16 18 1A 1C 1E
30: 00 03 06 09 OC OF 12 15 18 1B 1E 21 24 27 2A 2D
40: 00 O4 08 OC 10 14 18 1C 20}204~28 2C 30 34 38 3C
50: 00 05 OA OF 14 19 1E 23 28 2D 32 37 3C 41 46 4B
60: 00 06 0C 12 18 1E 24 2A 30 36 3C 42 48 4E 54 5A
70: 00 07 OE 15 1C 23 2A 31 38 3F 46 4D 54 5B 62 69
80: 00 08 10}18182028 30 38 40 48 50 58 60 68 70 78
90: 00 09 12 1B 24 2D 36 3F 48 51 5A 63 6C 75 7E 87
A0: 00 OA 14 1E 28 32 3C 46 50 5A 64 6E 78 82 8C 96
B0: 00 OB 16 21 2C 37 42 4D 58 63 6E 79 84 8F 9A A5
C0: 00 OC 18 24 30 3C 48 54 60 6C 78 84 90 9C A8 B4
D0: 00 OD 1A 27 34 41 4E 5B 68 75 82 8F 9C A9 B6 C3
E0: 00 OE 1C 2A 38 46 54 62 70 7E 8C 9A A8 B6 C4 D2
F0: 00 OF 1E 2D 3C 4B 5A 69 78 87 96 A5 B4 C3 D2 E1
```



UTM

2

## ROM

 control and I/O signals
## Types Of ROMs (1)

- Mask ROM
- Programming using mask by memiconductor vendor
- The only type that cannot be programmed by user
- Expensive setup cost
- Several weeks for delivery
- Needs high volume to be cost-effective

- PROM
- Programmable ROM
- Vaporize (blow) fusible links with PROM programmer using high voltage/current pulses
- Once blown, fuse cannot revert to original state

- EPROM
- Erasable Programmable ROM
- Charge trapped on extra "floating gate" of MOS transistors
- Exposure to UV light removes charge
- 10-20 minutes
- Quartz Lid = expensive package
- Limited number of erasures (10-100)



## Types of ROMs (3)

- OTP ROM
- One Time Programmable ROM
- EPROM packaged in cheaper plastic packaging
- Cannot erase once programmed
- Used together with EPROM
- Use regular EPROM for R\&D, engineers need to reprogram it
- Use OTP for shipping product, consumers do not reprogram chips
- EEPROM (E²PROM)
- Electrically Erasable PROM
- Floating gates charged/discharged electrically
- Cannot replace RAM! (slow write)
- Limited number of charge/discharge cycles $(10,000)$

- Flash Memory
- Electronically erasable in blocks
- 100,000 erase cycles
- Simpler and denser than EEPROM
- Very popular in digital cameras, handphones, thumb drives, etc


## ROM Type Summary

| Type | Technology | Read Cycle | Write Cycle | Comments <br> Mask <br> ROM |
| :--- | :---: | :---: | :---: | :--- |
| NMOS, | $20-200 \mathrm{~ns}$ | 4 weeks | Write once; low power |  |
| Mask <br> ROM | Bipolar | $<100 \mathrm{~ns}$ | 4 Weeks | Write once; high power, low <br> density |
| PROM | Bipolar | $<100 \mathrm{~ns}$ | 5 minutes | Write once; high power; no mask <br> charge |
| EPROM | NMOS, <br> CMOS | $52-200 \mathrm{~ns}$ | 5 minutes | Reusable; low power; no mask <br> charge |
| EEPROM | NMOS | $50-200 \mathrm{~ns}$ | $10 \mathrm{~ms} /$ byte | 10,000 writes/location limit <br> FLASH$\quad$ CMOS |

## Random Access Memory (RAM)

- Better name should be Read/Write Memory (RWM)
- Can store and retrieve data at the same speed
- Two types:
- Static RAM (SRAM) retains data in latches (while powered)
- Dynamic RAM (DRAM) stores data as capacitor charge; all capacitors must be recharged periodically.
- Static RAM:
- Fast
- Simple interface
- Moderate bit density (4 to 6 transistors per bit)
- Moderate cost/bit
- For small systems or very fast requirements (eg cache memory)
- Dynamic RAM:
- Moderate speed
- Complex interface
- High bit density (1 transistor cell per bit)
- Low cost/bit
- For large memories (eg main memory in PC, servers)


## Basic Structure of SRAM



- Address/Control/Data Out lines like a ROM
(Reading)
+ Write Enable (WE) and Data In (DIN) (Writing)


## One Bit of SRAM



| Control Input | Chip Function |
| :--- | :--- |
| SEL and WR asserted | IN data stored in D-latch (Write) |
| SEL only asserted | D-latch output enabled (Read) |
| SEL not asserted | No operation |

## A worked Example

- Given these functions

$$
\begin{aligned}
& X(A, B, C, D)=m(1,3,5,7,8,9,11) \\
& Y(A, B, C, D)=m(0,2,4,5,7,8,10,11,12) \\
& Z(A, B, C, D)=m(1,2,3,5,7,10,12,13,14,15)
\end{aligned}
$$

- Implement $X$ using AND/OR
- Implement $Y$ using NAND/NAND
- Implement Z using NOR/NOR
- Implement Y using 8:1 multiplexer
- Implement XYZ using 74×138 decoder and NAND gates
- Implement XYZ using ROM

Implement
$X(A, B, C, D)=m(1,3,5,7,8,9,11)$

Using AND/OR gates

| $A B{ }^{C D}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{llllll}A B & 00 & 01 & 11 & 10\end{array}$ |  |  |  |  |
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 0 |

Solving the $K$-map we get $X=A^{\prime} D+B^{\prime} D+A B^{\prime} C^{\prime}$


Implement using NAND gates
$Y(A, B, C, D)=\Sigma m(0,2,4,5,7,8,10,11,12)$

$A B$| $C D$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00 | 00 | 01 | 11 | 10 |
| 01 | 1 | 0 | 0 | 1 |
| 01 | 1 | 1 | 1 | 0 |
| 11 | 1 | 0 | 0 | 0 |
| 10 | 1 | 0 | 1 | 1 |

Solving the K -map we get

$$
Y=C^{\prime} D^{\prime}+B^{\prime} D^{\prime}+A^{\prime} B D
$$

## Exercise:



Implement Y using NOR gates

Implement using NOR gates
$Z(A, B, C, D)=\Sigma m(1,2,3,5,7,10,12,13,14,15)$

| $B^{C D}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 1 | 1 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 0 | 1 |

Solving the K-map using POS gives
$Z=\left(A^{\prime}+B+D^{\prime}\right)\left(A+B^{\prime}+D\right)(B+C+D)$

Exercise:

Implement $Z$ using NAND gates


Implement using 8:1 MUX

$$
Y(A, B, C, D)=\Sigma m(0,2,4,5,7,8,10,11,12)
$$



## Exercise 1:

Implement Y using 8:1 MUX but with C connected to S2, B to S1, and A connected to S0.

## Exercise 2:

Implement Y using 8:1 MUX but with B connected to S2, C to S1, and D connected to S0.

Implement using $74 \times 138$
$X(A, B, C, D)=m(1,3,5,7,8,9,11)$
$Z(A, B, C, D)=m(1,2,3,5,7,10,12,13,14,15)$

## Exercise 1:

Implement X but with input B, C, D connected to decoder selectors C, B, A respectively.

## Exercise 2:

Implement $Z$ but with input B, C, D connected to decoder selectors $C, B, A$ respectively.

## Exercise 3:

Implement $Z$ with input $B$, C, D connected to decoder selectors C, B, A
 respectively, but you must use a 10 -input NAND gate.

Implement

$$
\begin{aligned}
& X(A, B, C, D)=m(1,3,5,7,8,9,11) \\
& Y(A, B, C, D)=m(0,2,4,5,7,8,10,11,12) \\
& Z(A, B, C, D)=m(1,2,3,5,7,10,12,13,14,15)
\end{aligned}
$$

Using ROM


|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | D2 | D1 | D0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |

