

Digital Electronics (SKEE1223) Standard Combinational Circuits II

Muhammad Arif Abd Rahim Muhammad Mun'ím Ahmad Zabidi Ab Hadi Abd Rahman

Faculty of Electrical Engineering




UNIVERSITI TEKNOLOGI MALAYSIA innovative • entrepreneurial • global






Half-Adder



A	В	Cout	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(a) Logic symbol

(b) Truth-table




(c) The circuit





Full-Adder




(a) Logic symbol

(b) Truth-table






Different Adder Implementations







Adder Built Using "Half-Adders"








🙆 UTM



4-bit Parallel Adder








74283 Parallel Adder Chip

UTM ONLINE LEARNING






1-bit Comparator

1-bit comparator

OUTM




logic symbol

truth-table



1-bit Comparator







7485 chip (4-bit comparator)

Comparing inputs			Cascading inputs			Outputs				
A ₃ ,B ₃	A ₂ ,B ₂	A ₁ ,B ₁	A ₀ ,B ₀	A>B	A <b< td=""><td>A=B</td><td>A>B</td><td>A<b< td=""><td>A=B</td></b<></td></b<>	A=B	A>B	A <b< td=""><td>A=B</td></b<>	A=B	
A3>B3	Х	X	Х	X	Х	Х	Н	L	L	
$A_3 \!\! < \!\! B_3$	Х	Х	Х	X	Х	Х	L	Н	L	
A3=B3	$A_2 \!\!>\!\! B_2$	Х	Х	X	Х	Х	Н	L	L	
$A_3=B_3$	$A_2 \!\! < \!\! B_2$	х	х	X	Х	Х	L	Н	L	
A ₃ =B ₃	$A_2=B_2$	$A_1 > B_1$	х	X	х	Х	Н	L	L	
A3=B3	$A_2=B_2$	$A_1 \!\! < \!\! B_1$	х	X	х	Х	L	Н	L	
A3=B3	$A_2=B_2$	$A_1=B_1$	$A_0 > B_0$	X	Х	Х	Н	L	L	
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 \!\! < \!\! B_0$	X	Х	Х	L	Н	L	
A3=B3	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	Н	L	L	Н	L	L	
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 = B_0$	L	Н	L	L	Н	L	
A3=B3	$A_2=B_2$	$A_1=B_1$	$A_0 = B_0$	L	L	Н	L	L	Н	
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0 = B_0$	X	Х	Н	L	L	Н	
A3=B3	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	Н	Н	L	L	L	L	
A3=B3	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	L	L	L	Н	Н	L	
H - High Level, L - Low Level, X - Don't care										

Function Table

4-bit Comparator Truth Table

OUTM





Comparator Chip

